Skip to content
1 change: 1 addition & 0 deletions .harper-dictionary.txt
Original file line number Diff line number Diff line change
Expand Up @@ -28,3 +28,4 @@ stackless
u32
usize
v0
writably
4 changes: 4 additions & 0 deletions kernel/linker.ld.in
Original file line number Diff line number Diff line change
Expand Up @@ -119,6 +119,10 @@ SECTIONS
*(.srodata .srodata.*)
*(.rodata .rodata.*)

. = ALIGN(8);
*(.eh_frame .eh_frame.*)
*(.eh_frame_hdr)

_rodata_end = .;
}

Expand Down
2 changes: 1 addition & 1 deletion kernel/src/arch.rs
Original file line number Diff line number Diff line change
Expand Up @@ -7,4 +7,4 @@
mod riscv64;

#[cfg(target_arch = "riscv64")]
pub(super) use riscv64::{halt, init_trap, map_bootstrap_fdt};
pub(super) use riscv64::{BootstrapPaging, KernelPaging, halt, init_trap};
2 changes: 1 addition & 1 deletion kernel/src/arch/riscv64.rs
Original file line number Diff line number Diff line change
Expand Up @@ -7,7 +7,7 @@ mod boot;
mod paging;
mod trap;

pub(crate) use paging::map_bootstrap_fdt;
pub(crate) use paging::{BootstrapPaging, KernelPaging};
pub(crate) use trap::init as init_trap;

use core::arch::asm;
Expand Down
3 changes: 3 additions & 0 deletions kernel/src/arch/riscv64/boot.rs
Original file line number Diff line number Diff line change
Expand Up @@ -17,6 +17,9 @@
//! `OpenSBI` supplies the hart ID in `a0` and the physical device-tree address
//! in `a1`. The physical bootstrap places the kernel's physical start address
//! in `a2`. All three values are preserved until `main` is entered.
// TODO: Look into if kernel physical boot address needs to be passed in the
// first place as an argument and inaccessible otherwise, else fix via linker
// script.

use core::arch::global_asm;

Expand Down
Loading