Skip to content
View Dudestin's full-sized avatar

Block or report Dudestin

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. tinyEther tinyEther Public

    Pure-HDL 4-port Ethernet switch with RISC-V soft core — companion repo for self-published FPGA networking book (300+ copies sold)

    Verilog 8

  2. udp_camera_streaming udp_camera_streaming Public

    Pure-HDL UDP/IPv4 video streamer — real-time OV2640 camera to Ethernet with no CPU in the data path. Near-10ms end-to-end latency on FPGA.

    Verilog 5 1

  3. DREAMPlace-hvp DREAMPlace-hvp Public

    Forked from limbo018/DREAMPlace

    Exact Hessian-Vector Products for all DREAMPlace objectives (density, LSE WL, WA WL) with convexity analysis and FD verification. Fork of limbo018/DREAMPlace.

    C++

  4. TKB-FPGA/dimd-manycore-rv32 TKB-FPGA/dimd-manycore-rv32 Public

    256-core RISC-V processor with custom DIMD ISA extension, 2D-Torus NoC, and HBM2 integration. Implemented on Xilinx Alveo U280 at 400MHz. Published at HEART'24.

    Assembly