Apoorva Singh - Task 7 Submission: Analog Lock-in Amplifier. - #16
Open
apoorvashiiii wants to merge 1 commit into
Open
Apoorva Singh - Task 7 Submission: Analog Lock-in Amplifier.#16apoorvashiiii wants to merge 1 commit into
apoorvashiiii wants to merge 1 commit into
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Submission for eSim Semester Long Internship - Autumn 2026, Task 7.
Project: Analog Lock-in Amplifier for Weak Signal Detection
Contents of this Pull Request:
LockInAmplifier_PCB.zip: Contains the complete eSim workspace (.kicad_sch, .kicad_pcb, project files), alongside the generated manufacturing data (Gerbers and Excellon Drill files).
abstract_SYNOPSIS_LOGIC_AMP_PCB.pdf: The final project report detailing the phase-sensitive detection theory, footprint assignments, routing methodology, and final visual documentation.
Design Highlights:
Dual-layer (F.Cu and B.Cu) routing for high component density.
Perimeter "ring road" routing strategy to mitigate short-circuits.
Successfully verified with 0 DRC Violations, 0 Unconnected Pads, and 0 Footprint Errors.