Skip to content
View OmarSiwy's full-sized avatar
🤔
Where's my next coop
🤔
Where's my next coop

Highlights

  • Pro

Block or report OmarSiwy

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
OmarSiwy/README.md


I love talking about Analog Design Tooling & Analog Computing, Message me about them, and I guarantee a response back.

Pinned Loading

  1. UW-ASIC/Philis UW-ASIC/Philis Public

    Automated Analog P&R research, applying to Digital RL environment

    Rust

  2. UW-ASIC/GPurify UW-ASIC/GPurify Public

    GPU-Accelerated DRC, LVS, PEX, & ERC checks that attempts to match propietary-quality

    Rust 1

  3. ESPice ESPice Public

    Fast Spice Simulations, with Verilog-AMS support using VerA

    Zig 2

  4. VerA VerA Public

    A Verilog-AMS Compiler with SIMD and GPU support as first-class residents

    Zig 2

  5. Schemify Schemify Public

    Schematic Editor, made to be lightweight and plugin-friendly just like vim and vim-plug

    Rust 1

  6. HT-AIMC HT-AIMC Public

    SOTA High Throughput Analog In-Memory Compute

    Python