[libcpu][cortex-r52]Fix duplicate interrupt dispatch on RZ/N2L

[CYFS3]

拉取/合并请求描述：(PR description)

[

为什么提交这份PR (why to submit this PR)

RZ/N2L 使用 FSP 管理中断向量。当前 Cortex-R52 trap 在调用 bsp_common_interrupt_handler() 后，又将 GIC INTID 作为 FSP 向量表索引并通过 RT-Thread isr_table 再次分发。使能 CANFD 后，UART RX 的 GIC INTID 321 会错误命中 g_vector_table[321] 的 CANFD TX ISR，导致控制台回车后进入错误中断并触发 data abort。

你的解决方案是什么 (what is your solution)

在 SOC_SERIES_R9A07G0 下仅调用 FSP 的 bsp_common_interrupt_handler()，不再重复更新和调用 RT-Thread isr_table；非 RZ/N2L 路径保持原有分发。同时统一 FIQ 与 IRQ 的 INTID 掩码、伪中断处理和原始 ACK 值。已在 bsp/renesas/rzn2l_etherkit 单独编译 build/kernel/libcpu/arm/cortex-r52/trap.o 通过。

请提供验证的bsp和config (provide the config and bsp)

• BSP:

• .config:

• action:

]

当前拉取/合并请求的状态 Intent for your PR

必须选择一项 Choose one (Mandatory):

• 本拉取/合并请求是一个草稿版本 This PR is for a code-review and is intended to get feedback
• 本拉取/合并请求是一个成熟版本 This PR is mature, and ready to be integrated into the repo

代码质量 Code Quality：

我在这个拉取/合并请求中已经考虑了 As part of this pull request, I've considered the following:

• 已经仔细查看过代码改动的对比 Already check the difference between PR and old code
• 代码风格正确，包括缩进空格，命名及其他风格 Style guide is adhered to, including spacing, naming and other styles
• 没有垃圾代码，代码尽量精简，不包含#if 0代码，不包含已经被注释了的代码 All redundant code is removed and cleaned up
• 所有变更均有原因及合理的，并且不会影响到其他软件组件代码或BSP All modifications are justified and not affect other components or BSP
• 对难懂代码均提供对应的注释 I've commented appropriately where code is tricky
• 代码是高质量的 Code in this PR is of high quality
• 已经使用clang-format 源码格式化工具确保格式符合RT-Thread代码规范 This PR has been formatted with clang-format and complies with RT-Thread code specification
• 如果是新增bsp, 已经添加ci检查到.github/ALL_BSP_COMPILE.json 详细请参考链接BSP自查

[github-actions]

👋 感谢您对 RT-Thread 的贡献！Thank you for your contribution to RT-Thread!

为确保代码符合 RT-Thread 的编码规范，请在你的仓库中执行以下步骤运行代码格式化工作流（如果格式化CI运行失败）。
To ensure your code complies with RT-Thread's coding style, please run the code formatting workflow by following the steps below (If the formatting of CI fails to run).

---

🛠 操作步骤 | Steps

1. 前往 Actions 页面 | Go to the Actions page
   点击进入工作流 → | Click to open workflow →

2. 点击 Run workflow | Click Run workflow

• Use workflow from 保持默认分支（通常为 master）
  Keep the default branch (usually master) in Use workflow from
• 在 branch 输入框填写 PR 分支 fix/rzn-fsp-interrupt-dispatch
  Enter PR branch fix/rzn-fsp-interrupt-dispatch in the branch field
• 设置需排除的文件/目录（目录请以"/"结尾）
  Set files/directories to exclude (directories should end with "/")

3. 等待工作流完成 | Wait for the workflow to complete
   格式化后的代码将作为独立提交推送至你的分支。
   The formatting changes will be pushed to your branch as a separate commit.

完成后，提交将自动更新至 fix/rzn-fsp-interrupt-dispatch 分支，关联的 Pull Request 也会同步更新。
Once completed, commits will be pushed to the fix/rzn-fsp-interrupt-dispatch branch automatically, and the related Pull Request will be updated.

如有问题欢迎联系我们，再次感谢您的贡献！💐
If you have any questions, feel free to reach out. Thanks again for your contribution!

[github-actions]

MemBrowse Memory Report

No memory changes detected for:

• at32f415-start
• esp32-c3
• gd32105r-start
• hc32f334
• hpmicro-hpm5301evklite
• infineon-psoc6
• k230
• loongson-ls1cdev
• nordic-nrf51822
• nuvoton-m487
• nxp-lpc1114
• qemu-virt64-aarch64
• raspberry-pico-rp2040
• renesas-ra2l1
• simulator
• stm32f407-rt-spark
• stm32l475-atk-pandora-llvm
• wch-ch32v208w-r0
• x86
• xuantie-e901plus

[Copilot]

Pull request overview

Prevents duplicate interrupt dispatch for Renesas RZ Cortex-R52 platforms.
避免 Renesas RZ Cortex-R52 平台重复分发中断。

Changes:

• Uses only the FSP dispatcher on SOC_SERIES_R9A07G0.
• Aligns IRQ/FIQ masking, spurious handling, and raw ACK usage.
• Removes obsolete commented include.

---

💡 Add a code-review agent skill or configure MCP servers for context-aware, tailored reviews. Learn more in the docs.