Skip to content

Adding Versal interrupt support - #36

Merged
jogomojo merged 1 commit into
Xilinx:pynq-nextfrom
jogomojo:versal-pl-ps-interrupts
Aug 20, 2026
Merged

Adding Versal interrupt support#36
jogomojo merged 1 commit into
Xilinx:pynq-nextfrom
jogomojo:versal-pl-ps-interrupts

Conversation

@jogomojo

Copy link
Copy Markdown
Collaborator

No description provided.

pl_ps_irq0..15 at 116-131 on gen 1, pl_lpd_irq0..7 at 136-143 and
pl_fpd_irq0..7 at 175-182 on gen 2. All three families share one table since
the port names never collide, and irq_map skips ports the design does not
carry. Assignments from AM011 and AM026.

Also guard the interrupt controller walk against signals that leave the design
through a module boundary, which raised AttributeError. The pins view already
has this guard.
@jogomojo
jogomojo force-pushed the versal-pl-ps-interrupts branch from 89bef6d to d641a30 Compare August 20, 2026 20:44
@jogomojo
jogomojo merged commit 0ebcd31 into Xilinx:pynq-next Aug 20, 2026
1 check passed
@jogomojo
jogomojo deleted the versal-pl-ps-interrupts branch August 20, 2026 20:46
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant