Popular repositories Loading
-
memory-ctrl-verification
memory-ctrl-verification PublicSystemVerilog and UVM verification of an 8x8 SRAM memory controller with coverage, scoreboard, regression scripts, and bug-demo dashboard.
SystemVerilog 1
-
sky130-drc-automation
sky130-drc-automation PublicAutomated SKY130 DRC flow using KLayout, Python, and TCL to run custom design-rule checks, parse XML results, and generate an HTML violation dashboard.
Python
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.