Accelerator substrate, CPU vertical slice, and a working 1D Euler HIP contract - #160

Merged

eric2003 merged 28 commits into

eric2003:masterfrom

lql341:pr/euler-weno5-unified

Sep 19, 2026

Commits on Sep 19, 2026

Add EulerMethod enum and WENO5 support to EulerBackend unified interface
lql341
committed
5a086e9
Fix build: CMake test path + missing OneDWeno5.cpp and using declarations
lql341
committed
20728d2
fix: add OneDWeno5.cpp to root-level euler contract test build
lql341
committed
fb4ee71
feat(accel): Phase 3 - unify port device management with AccelBackend
lql341
committed
bf524fa
fix(dcu): close standalone HIP Euler contract
lql341
committed
6f799c0
test: register the HIP Euler contract with hardware labels
lql341
committed
75aa4d9
feat(accel): extend FluxBackend for multi-equation Euler Rusanov flux
lql341
committed
7d2c64f
feat(test): FluxBackend ↔ EulerBackend numerical bridge test
lql341
committed
37a8b35
fix(port): link CPU Euler runner with shared runtime
lql341
committed
12e78fc
feat(accel): add solver-facing Euler domain state contract
lql341
committed
c6f66cf
test: register Euler domain contracts in CTest
lql341
committed
1eeabe3
feat(accel): formalize solver view contract metadata
lql341
committed
38746fd
feat(main): own accelerator states in simulation context
lql341
committed
e53d852
feat(accel): add registry create and invalidate lifecycle
lql341
committed
daff2fd
feat(accel): add CPU Euler primitive adapter
lql341
committed
bfe69b0
feat(accel): map CPU residuals by face boundary mask
lql341
committed
26d21fb
feat(uns): add gated 3d cpu batch flux path
lql341
committed
54783a7
test(accel): cover restart state invalidation
lql341
committed
145a9e1
test(kunshan): add 3d cpu batch oracle
lql341
committed
55bdaae
feat(accel): add domain state init restart lifecycle
lql341
committed
faad066
feat(accel): add CPU Euler domain state backend
lql341
committed
bcb7321
refactor(main): pass mutable context through solve task
lql341
committed
ab13a68
feat(main): bind MRField lifecycle state after init
lql341
committed
8a56e7e
feat(solver): add RungeKutta capability guard
lql341
committed
bf58b96
feat(solver): integrate guarded RungeKutta stage seam
lql341
committed
72fcec8
feat(validation): add main solver CPU trace gates
lql341
committed
f486573
test: drop the inv-flux capability target from this change
lql341
committed
67dc7fa
test: follow the mutable SimuContext in the task registry contract
lql341
committed
ef36b92

Navigation Menu

Accelerator substrate, CPU vertical slice, and a working 1D Euler HIP contract - #160

Accelerator substrate, CPU vertical slice, and a working 1D Euler HIP contract#160
eric2003 merged 28 commits into
eric2003:masterfrom
lql341:pr/euler-weno5-unified

Commits on Sep 19, 2026

Add EulerMethod enum and WENO5 support to EulerBackend unified interface

Fix build: CMake test path + missing OneDWeno5.cpp and using declarations

fix: add OneDWeno5.cpp to root-level euler contract test build

feat(accel): Phase 3 - unify port device management with AccelBackend

fix(dcu): close standalone HIP Euler contract

test: register the HIP Euler contract with hardware labels

feat(accel): extend FluxBackend for multi-equation Euler Rusanov flux

feat(test): FluxBackend ↔ EulerBackend numerical bridge test

fix(port): link CPU Euler runner with shared runtime

feat(accel): add solver-facing Euler domain state contract

test: register Euler domain contracts in CTest

feat(accel): formalize solver view contract metadata

feat(main): own accelerator states in simulation context

feat(accel): add registry create and invalidate lifecycle

feat(accel): add CPU Euler primitive adapter

feat(accel): map CPU residuals by face boundary mask

feat(uns): add gated 3d cpu batch flux path

test(accel): cover restart state invalidation

test(kunshan): add 3d cpu batch oracle

feat(accel): add domain state init restart lifecycle

feat(accel): add CPU Euler domain state backend

refactor(main): pass mutable context through solve task

feat(main): bind MRField lifecycle state after init

feat(solver): add RungeKutta capability guard

feat(solver): integrate guarded RungeKutta stage seam

feat(validation): add main solver CPU trace gates

test: drop the inv-flux capability target from this change

test: follow the mutable SimuContext in the task registry contract