Skip to content

[rtl] dm_top alignment fixes #462

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
marnovandermaas wants to merge 1 commit into
base: main
Choose a base branch
from
+25 −25
Open

[rtl] dm_top alignment fixes #462

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
50 changes: 25 additions & 25 deletions rtl/system/dm_top.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -13,21 +13,21 @@
`include "prim_assert.sv"

module dm_top #(
parameter int NrHarts = 1,
parameter int NrHarts = 1,
parameter logic [31:0] IdcodeValue = 32'h 0000_0001,
parameter int BusWidth = 32
parameter int BusWidth = 32
) (
input logic clk_i, // clock
input logic rst_ni, // asynchronous reset active low, connect PoR
// here, not the system reset
input logic clk_i, // clock
input logic rst_ni, // asynchronous reset active low, connect PoR
// here, not the system reset
input logic testmode_i,
output logic ndmreset_o, // non-debug module reset
output logic dmactive_o, // debug module is active
output logic [NrHarts-1:0] debug_req_o, // async debug request
output logic ndmreset_o, // non-debug module reset
output logic dmactive_o, // debug module is active
output logic [NrHarts-1:0] debug_req_o, // async debug request
input logic [NrHarts-1:0] unavailable_i, // communicate whether the hart is unavailable
// (e.g.: power down)

input logic cheri_en_i, // CHERIoT enabled?
input logic cheri_en_i, // CHERIoT enabled?

// bus device with debug memory, for an execution based technique
input logic device_req_i,
Expand Down Expand Up @@ -241,26 +241,26 @@ module dm_top #(
dmi_jtag #(
.IdcodeValue ( IdcodeValue )
) dap (
.clk_i (clk_i ),
.rst_ni (rst_ni ),
.testmode_i (testmode_i ),
.clk_i ( clk_i ),
.rst_ni ( rst_ni ),
.testmode_i ( testmode_i ),

.dmi_rst_no (dmi_rst_n ),
.dmi_req_o (dmi_req ),
.dmi_req_valid_o (dmi_req_valid),
.dmi_req_ready_i (dmi_req_ready),
.dmi_rst_no ( dmi_rst_n ),
.dmi_req_o ( dmi_req ),
.dmi_req_valid_o ( dmi_req_valid ),
.dmi_req_ready_i ( dmi_req_ready ),

.dmi_resp_i (dmi_rsp ),
.dmi_resp_ready_o (dmi_rsp_ready),
.dmi_resp_valid_i (dmi_rsp_valid),
.dmi_resp_i ( dmi_rsp ),
.dmi_resp_ready_o ( dmi_rsp_ready ),
.dmi_resp_valid_i ( dmi_rsp_valid ),

//JTAG
.tck_i,
.tms_i,
.trst_ni,
.td_i,
.td_o,
.tdo_oe_o ()
.tck_i ( tck_i ),
.tms_i ( tms_i ),
.trst_ni ( trst_ni ),
.td_i ( td_i ),
.td_o ( td_o ),
.tdo_oe_o ( )
);

endmodule
Loading