Skip to content

arch: add build-arch.yml for riscv64 wheels - #1680

Merged
luhenry merged 1 commit into
mainfrom
arch
Sep 10, 2026
Merged

arch: add build-arch.yml for riscv64 wheels#1680
luhenry merged 1 commit into
mainfrom
arch

Conversation

@luhenry

@luhenry luhenry commented Sep 10, 2026

Copy link
Copy Markdown
Member

Compiles arch's two Cython extensions, a bootstrap sampler (arch/bootstrap/_samplers.pyx) and a univariate GARCH/ARCH recursion module (arch/univariate/recursions.pyx), against numpy's C API via meson-python into a wheel; the runtime econometrics stack (numpy, pandas, scipy, statsmodels) resolves from this registry's own riscv64 builds. Upstream publishes no riscv64 wheel.

Mirrors upstream's cron-test.yml cibuildwheel job, the only build/test workflow upstream carries.

Differs from upstream

  • Nothing beyond the riscv64 image.

Matrix: cp312/cp313, no cp314/cp314t - statsmodels, a runtime dependency, only has riscv64 wheels on pypi.riseproject.dev for cp312/cp313.

Testing

  • same as upstream (arch.test(['--skip-slow', '-n', 'auto']))

License: OK

Built on cp312; 0 passed, 0 skipped.

luhenry added a commit that referenced this pull request Sep 10, 2026
Co-Authored-By: Claude Sonnet 5 <noreply@anthropic.com>
Claude-Session: https://claude.ai/code/session_01Az13NcXsVZzzxXmaxxUEy7
luhenry added a commit that referenced this pull request Sep 10, 2026
Co-Authored-By: Claude Sonnet 5 <noreply@anthropic.com>
Claude-Session: https://claude.ai/code/session_01Az13NcXsVZzzxXmaxxUEy7
@luhenry
luhenry merged commit 48fd571 into main Sep 10, 2026
7 checks passed
@luhenry
luhenry deleted the arch branch September 10, 2026 10:45
@luhenry luhenry mentioned this pull request Sep 10, 2026
@luhenry luhenry linked an issue Sep 10, 2026 that may be closed by this pull request
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

arch riscv64 support

1 participant