Skip to content

Docs: TypedPython commits to GPU kernels and CPU SIMD (#185) - #186

Merged
b-re-w merged 1 commit into
developfrom
feat/typedpython-kernel-commit
Oct 4, 2026
Merged

b-re-w merged 1 commit into
developfrom
feat/typedpython-kernel-commit

Conversation

@b-re-w

@b-re-w b-re-w commented Oct 4, 2026

Copy link
Copy Markdown
Member

Closes #185

Docs only.

  • docs/INTENT.md §1.5: GPU kernels and CPU SIMD move from exploration to commitment (maintainer, 2026-10-04).
  • docs/design/typedpython.md §5 rewritten: AOT; tile-first with SIMT fallback; CPU SIMD in @compiled; our own IR shaped to map onto MLIR; MLIR wheel as an optional build-time helper (no 3.15t wheel yet); emitters SPIR-V / MSL (direct) / WGSL / PTX / C; runtime is torchnative's device layer, wgpu web only; landing as torch ops or kernels bundle entries; graph-capture fusion deferred. §1, tier table, §6 steps, §7 risks and §8 item 4 updated to match.
  • docs/investigations/typedpython-kernel-backend.md and typedpython-kernel-ir.md: the two investigations, with [V]/[R]/[I] tags. Time estimates in them are not measurements.

…el backend decision (#185)

INTENT 1.5 promotes kernels from exploration to commitment. Design 5 now says:
tile-first with SIMT fallback, our own IR shaped to map onto MLIR, emitters per
target with MSL emitted directly, the MLIR wheel as an optional build-time helper,
torchnative's device layer as the runtime and wgpu for the web only. The two
investigations behind it are recorded under docs/investigations.
@b-re-w
b-re-w merged commit e3ec95a into develop Oct 4, 2026
5 checks passed
@b-re-w
b-re-w deleted the feat/typedpython-kernel-commit branch October 4, 2026 06:24
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant