explore different implementations of multipliers and study their characteristics.
-
Updated
Jan 29, 2023 - Verilog
explore different implementations of multipliers and study their characteristics.
IEEE-754 compliant FPU implementing single (32-bit) and double (64-bit) precision arithmetic, including add, subtract, multiply, and divide operations
⚡This project aims to implement 6 different multipliers including the radix-4 booth multiplier, a multiplier tree, floating-point multiplier and more.. in verilog as well as synthesize each one on Oasys with appropriate scripts and finally route the complete design on Nitro to obtain its layout. DRC and LVS checks were also made for floating-point.
Calculator and converter designed for FPGA fixed and floating point math.
SystemVerlilog-Projects
An efficient multi-format low-precision floating-point multiplier
Floating point multiplier with rounder, exception handler and assertions in SystemVerilog. Project is part of class HW-2, ECE AUTH.
To associate your repository with the floating-point-multiplier topic, visit your repo's landing page and select "manage topics."