Ultra-low latency Market Access Gateway & Passive LOB. Features an O(1) multi-instrument routing architecture, a Zero-Allocation Intrusive Free List, and Lock-Free SPSC transport to achieve sub-20ns median processing latency.
cpp zero-copy market-data low-latency ring-buffer lock-free hft systems-programming high-frequency-trading c-plus-plus-20 kernel-tuning udp-multicast thread-pinning isolcpus
-
Updated
Jun 22, 2026 - C++