Repository navigation

Phase 10: FPGA (ECP5) synthesis and UART wrapper - #7

Merged

deaneeth merged 2 commits into

mainfrom

feat/phase-10-fpga

Oct 26, 2026

Merged

Phase 10: FPGA (ECP5) synthesis and UART wrapper#7
deaneeth merged 2 commits into
mainfrom
feat/phase-10-fpga

Commits on Oct 26, 2026
- feat: Phase 10 FPGA: UART wrapper, ECP5 synthesis, Yosys-compatible RTL
  deaneeth
  committed
  6fe86d0
- fix: track .tools/fpga.sh so the FPGA CI job can install the tools
  deaneeth
  committed
  b4236e6