Multithreaded computer-system architecture simulator.
SyntraLine++ is a compiler-based domain-specific language (DSL) for defining, validating, and executing machine learning pipelines with PyTorch and JAX backends with C++ architectural foundations.
RISC-V Network Telemetry & Secure Packet Monitoring SoC-RTL design, AXI/AHB-Lite interconnects, hardware AES-128, packet telemetry, and verification using Synopsys VCS/Verdi.
Synchronous Data Flow simulation
geography collect aided design (complete orienteering mapping on your mobile phone)
To associate your repository with the software-hardware-codesign topic, visit your repo's landing page and select "manage topics."